FROM TREXLER ETAL.

(MON) 1. 16' 06 15:47/ST. 15:46/NO. 4860347825 P 5

Amendments to the Claims:

(Currently Amended) A system for testing a plurality of test structures, said 1.

system comprising a logic circuit which is configured to receive a triggering signal, said logic

circuit connectable to a plurality of rows of test structures, said logic circuit configured to

sequentially turn on make high a different single row of test structures, each time the triggering

signal changes, while the other rows remain off low, wherein only a single row is active high at

any given time during the testing and the remaining rows are inactive low, wherein the system is

configured to sequentially test the rows of test structures, from a first row to a last row, a single

row at a time each time the triggering signal changes.

2. (Original) A system as recited in claim 1, wherein the logic circuit is connectable

to 256 rows of test structures.

(Original) A system as recited in claim 1, wherein the system is configured to 3.

measure transistors, wherein the test structures comprise transistors.

(Original) A system as recited in claim 1, wherein the logic circuit is connectable 4.

to 256 rows of transistors.

5. (Original) A system as recited in claim 1, wherein the logic circuit comprises a

incrementor which is configured to receive the triggering signal.

Scrial No.: 10/696,320

Art Unit: 2829

(MON) 1. 16' 06 15:48/ST. 15:46/NO. 4860347825 P 6

FROM TREXLER ETAL.

(Original) Λ system as recited in claim 5, wherein the logic circuit further

comprises a decoder which is connected to the incrementor.

7. (Original) A system as recited in claim 6, wherein the decoder is connectable to

the rows of test structures.

6.

8. (Original) A system as recited in claim 5, wherein the logic circuit comprises a

incrementor and a decoder, said incrementor being configured to receive the triggering signal and

having eight output lines, said eight output lines being connected to eight address inputs of said

decoder, said decoder having 256 output lines, said 256 output lines being connectable to 256

rows of test structures.

(Currently Amended) Λ method for testing a plurality of test structures, said 9.

method comprising: connecting a plurality of rows of test structures to a logic circuit, providing a

triggering signal to the logic circuit, wherein the logic circuit selectively turns on the rows of test

structures depending on the triggering signal which is received, wherein the logic circuit

sequentially turns on makes high a different single row of test structures, each time the triggering

signal changes, while the other rows remain off low, wherein only a single row is active high at

any given time during the testing and the remaining rows are inactive low, wherein the system is

configured to sequentially test the rows of test structures, from a first row to a last row, a single

row at a time each time the triggering signal changes.

Serial No.: 10/696,320

Art Unit: 2829

(MON) 1. 16' 06 15:48/ST. 15:46/NO. 4860347825 P 7

FROM TREXLER ETAL.

(Original) A method as recited in claim 9, further comprising connecting the logic 10.

circuit to 256 rows of test structures.

11. (Original) A method as recited in claim 9, wherein the step of connecting a

plurality of rows of test structures to a logic circuit comprises connecting a plurality of transistors

to the logic circuit.

(Original) A method as recited in claim 9, wherein the step of connecting a 12.

plurality of rows of test structures to a logic circuit comprises connecting 256 rows of transistors

to the logic circuit.

(Original) A method as recited in claim 9, wherein the step of providing a 13.

triggering signal to the logic circuit comprises providing the triggering signal to an incrementor.

(Original) A method as recited in claim 13, wherein a decoder is connected to the 14.

incrementor and said step of connecting a plurality of rows of test structures to the logic circuit

comprises connecting the test structures to the decoder.

(Previously Presented) A method as recited in claim 13, wherein the incrementor 15.

has eight output lines, said eight output lines are connected to eight address inputs of said

Serial No.: 10/696,320

Art Unit: 2829

FROM TREXLER ETAL.

(MON) 1. 16'06 15:48/ST. 15:46/NO. 4860347825 P 8

decoder, said decoder has 256 output lines, and said 256 output lines are connectable to 256 rows

of test structures.

16. (Previously Presented) A system as recited in claim 1, wherein the logic circuit is

resettable wherein none of the test structures are turned on.

17. (Previously Presented) A method as recited in claim 9, wherein the logic circuit is

resettable wherein none of the test structures are turned on.

Scrial No.: 10/696,320

Art Unit: 2829